Please use this identifier to cite or link to this item: http://hdl.handle.net/10525/66

 Title: Simulation-based Approach to Verification of Logical Descriptions with Functional Indeterminacy Authors: Cheremisinova, LiudmilaNovikov, Dmitry Keywords: Design AutomationVerificationBoolean ComputationsSimulation Issue Date: 2008 Abstract: A verification task of proving the equivalence of two descriptions of the same device is examined for the case, when one of the descriptions is partially defined. In this case, the verification task is reduced to checking out whether logical descriptions are equivalent on the domain of the incompletely defined one. Simulation-based approach to solving this task for different vector forms of description representations is proposed. Fast Boolean computations over Boolean and ternary vectors having big sizes underlie the offered methods. URI: http://hdl.handle.net/10525/66 ISSN: 1313-0463 Appears in Collections: Volume 15 Number 3

Files in This Item:

File Description SizeFormat